


TFT TRANSMISSIVE LCD MODULES

YTS 240DLAG-01-102N

2.4", 240 X 320 DOTS, 1/320 DUTY

EXTERNAL DIMENSION AND DISPLAY PATTERN



MECHANICAL DATA

ITEM	SPECIFICATION	UNIT
Module Size (W x H)	42.72 x 60.26 x 2.55	mm
Active Area (W x H)	36.72 x 48.96	mm
Viewing Direction	6:00	o'clock
Number of Dots	240 (RGB) x 320	dots
Colors	262K	

Note (1): GND must be maintained. High $V_{CI} \geq$ GND (Low), (High) $IOV_{CC} \geq$ GND (Low). Make sure (High): $V_{CI} \geq$ GND (Low); $DDV_{DH} \geq$ GND (Low); $DDV_{DH} \geq V_{CL}$ (Low); $V_{GH} \geq$ GND (Low); $GND \geq V_{GL}$ (Low);

ABSOLUTE MAXIMUM RATINGS

*Note 1

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Supply Voltage (Digital)	IOV_{CC-GND}	-0.3	4.6	V
Supply Voltage (Analog)	V_{CI-GND}	-0.3	4.6	V
Driver Supply Voltage Range	DDV_{DH-GND}	-0.3	6.0	V
	$V_{COMH-V_{COML}}$	-0.3	6.0	V
	$GND-V_{CL}$	-0.3	4.6	V
	$DDV_{DH-V_{CL}}$	-0.3	9.0	V
	$V_{GH-V_{GL}}$	-0.3	30.0	V
Input Voltage	V_I	-0.3	$IOV_{CC} + 0.3$	V
Operating Temperature		See page 8		
Storage Temperature		See page 8		

PIN CONFIGURATION

PIN	SYMBOL	SIGNAL DESCRIPTION
1-4	DB17-DB0	Data Bus
5	GND	Ground
6	VCC	Power Supply
7	/CS	Chip Select Signal
8	RS	Register Select Signal
9	/WR	Write Strobe Signal and Enables an Operation to Write Data when the Signal is low.
10	/RD	
11	IMO	Select the MPU System Interface Mode.
12-15	XL, YU, XR, YD (NC)	No Connection
16	LED_A	LED Backlight
17	LED_K1	LED Backlight
18	LED_K2	LED Backlight
19	LED_K3	LED Backlight
20	LED_K4	LED Backlight
21	IM3	Select the MPU System Interface Mode
22	DB4	Data Bus
23-30	DB8-DB15	Data Bus
31	RESET	Reset Pin
32-33	VCC	Power Supply
34	GND	Ground
35	DB5	Data Bus
36	DB6	Data Bus
37	DB7	Data Bus

ELECTRICAL CHARACTERISTICS, Ta = 25°C

ITEM	SYMBOL	CONDITION	SPEC. VALUE			UNIT
			MIN.	TYP.	MAX.	
TFT Gate ON Voltage	V_{GH}			15.0		V
TFT Gate OFF Voltage	V_{GL}	Ta = +25°C		-8.0		V
TFT Common Electrode Voltage	V_{COMH} V_{COML}		2.5 -2.0		4.5 0	V

Note (2): V_{COM} must be adjusted to optimize display quality: cross talk, contrast ratio and etc.

Note (3): V_{GH} is TFT gate operating voltage.

Note (4): V_{GL} is TFT gate operating voltage. The storage capacitance structure of this products is C_{ST} (Storage on Common).

The low voltage level of V_{GL} signal must be fluctuated with same phase as V_{COM} in case of Storage on Gate structure.

Note (5): Environmental condition: 25°C ± 5°C.

Note (6): Operating Voltage $V_{CC} = 2.8V$

BACKLIGHTING CHARACTERISTICS, Ta = 25°C, LED

ITEM	SYMBOL	CONDITION	SPEC. VALUE			UNIT
			MIN.	TYP.	MAX.	
Forward Voltage	V_f	$I_f = 60mA$	2.9	3.2	3.4	V
Reverse Current	I_r	$V_f = 5.0V$			50	μA
Luminance	L_v	$I_f = 60mA$	3500	3800		cd/m ²
Average	Avg		80			%
Colour Coordinate	X		0.24		0.30	
	Y		0.24		0.30	


TFT TRANSMISSIVE LCD MODULES

YTS 240DLAG-01-102N

2.4", 240 X 320 DOTS, 1/320 DUTY

INTERFACE TIMING CHARACTERISTICS

Normal Write Mode IOV_{CC}=1.65V to 3.3V



PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Bus Cycle Time	Write	t _{CYCW}	80		ns
	Read	t _{CYCR}	300		ns
Write Low Level Pulse Width	PW _{LW}		50		ns
Write High Level Pulse Width	PW _{HW}		15		ns
Read Low Level Pulse Width	PW _{LR}		150		ns
Read High Level Pulse Width	PW _{HR}		150		ns
Write / Read Rise/Fall Time	t _{WR} /t _{WRf}			25	ns
Setup Time	Write	t _{AS}	RS to nCS, E/nWR	10	ns
	Read	t _{AS}	RS to nCS, RW/nRD	5	ns
Address Hold Time	t _{AH}		5		ns
Write Data Setup Time	t _{DSW}		10		ns
Write Data Hold Time	t _H		15		ns
Read Data Delay Time	t _{DDR}			100	ns
Read Data Hold Time	t _{DHR}		20	100	ns